


EXHIBIT E


U.S. Patent No. 6,724,241 (“241 Patent”)**Accused Products**


Google products with SanDisk/Toshiba 64L 3D NAND flash chips, including without limitation the Google Pixel 4XL (“Accused Products”), infringe at least Claims 1-3, 6-8, and 11 of the ’241 Patent.


Claim 1


Claim 1	Accused Products
[1pre] 1. A charge pump circuit for generating a charge pump voltage having minimal voltage ripples, comprising:	<p>To the extent the preamble is limiting, each Accused Product includes a charge pump circuit for generating a charge pump voltage having minimal voltage ripples.</p> <p>For example, the Google Pixel 4XL includes the charge pump circuit of the SanDisk/Toshiba 3D NAND flash chip, die identifier FRN1256G.</p> <p><i>See, e.g.:</i></p>

Claim 1	Accused Products
	 <p data-bbox="650 279 1009 360">3 - Toshiba #THGAF8T0T43BAIR Multichip Memory - 128 GB 3D TLC NAND Flash, Memory Controller (UFS 2.1) (5-Die Pkg.) Pkg Size: 12.98 x 11.68 mm</p> <p data-bbox="650 409 925 483">3.2 - Toshiba #FRN1256G 3D TLC NAND Flash Memory - 32 GB Die Size: 12.13 x 6.26 mm</p> <p data-bbox="840 817 1009 874">3.1 - Toshiba #FRZ8 0002 Memory Controller Die Size: 5.24 x 1.83 mm</p> <p data-bbox="661 1046 840 1078"><u>Function:</u> Memory: Non-Volatile</p> <p data-bbox="629 1086 1755 1122">Source: TechInsights Deep Dive Teardown, Google Pixel 4 XL G020J ID354397-ND</p>


Claim 1	Accused Products
	 <p data-bbox="1649 768 1812 926"> having minimal voltage ripples </p> <p data-bbox="635 975 1839 1057"> Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3 Charge Pump System </p>


Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5</p>


Claim 1	Accused Products
	<p>Charge pump output voltage VHA2 is provided to high voltage switches to selectively drive PNWELL.</p>  <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.5.17.3 PNWELL Voltage Selector</p>


Claim 1	Accused Products
	<p>Charge pump output voltage VHA1 is provided to high voltage switches to selectively drive wordline circuits.</p>  <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 4.2.1 Wordline Voltage Switch Block 1</p>
<p>[1a] a) a pumping circuit comprising one or more stages operable to receive a supply voltage and generate a selected one of a plurality of pump voltages;</p>	<p>Each Accused Product includes a pumping circuit comprising one or more stages operable to receive a supply voltage and generate a selected one of a plurality of pump voltages.</p> <p>For example, in the pumping circuit, 1, 2, or 3 main stages can be enabled for operation. Supply voltage can be selected from external VCC or internally generated pumped voltages VHBL or VHB1. VHA2 is provided to a level detector which suspends pump clocks when a desired level is reached. VHA2 is scaled by a fixed ratio voltage divider (Voltage Divider 2). It is then compared (using Amplifier 12) to an adjustable reference voltage (generated by Reference Voltage Regulator). A 4-bit digital code CF(75:72) adjusts the output reference voltage by shorting out</p>


Claim 1	Accused Products
	<p>resistors in a resistor divider, thereby providing programmable pump output voltage levels on VHA1 and VHA2. A comparator (Amplifier 12) compares the scaled VHA2 to the programmable reference voltage. If the scaled VHA2 exceeds the programmable reference voltage, output VHA_LDET3 transitions from 1 to 0 to stop further pumping. VHA_CK2 and VHA_CK2* drive the middle stage of the pumping circuit. VHA_PH2 non-overlapping clocks drive Charge Pump 13. When VHA_PH2 clocks are suspended the pump stops operating so that VHA1 is limited to the voltage set by the level detector.</p> <p><i>See, e.g.:</i></p>


Claim 1	Accused Products
	<p>operable to receive a supply voltage (VCC)</p>  <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.6 Voltage Switch 55</p>


Claim 1	Accused Products
	 <p data-bbox="665 938 1848 1019">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5</p>


Claim 1	Accused Products
	 <p data-bbox="633 971 1837 1052">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.1 Voltage Switch 51</p>


Claim 1	Accused Products
	 <p data-bbox="1235 390 1524 455">and generate a selected one of a plurality of pump voltages (VHA2L)</p>


Claim 1	Accused Products
	 <p data-bbox="654 1126 1837 1199">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2; Figure 7.3.14.5 Level Detector 6</p>


Claim 1	Accused Products
	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>


Claim 1	Accused Products
	 <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>and generate a selected one of a plurality of pump voltages (VHA_LDREF)</p> </div> <div style="display: flex; justify-content: space-between; margin-top: 10px;"> <div style="width: 45%;"> <p>Figure 7.3.14.5.5 REFERENCE VOLTAGE REGULATOR</p> <p>UNLESS OTHERWISE SPECIFIED THE SUBSTRATE BIAS OF ALL PMOS TRANSISTORS ARE CONNECTED TO VDD UNLESS OTHERWISE SPECIFIED THE SUBSTRATE BIAS OF ALL NMOS TRANSISTORS ARE CONNECTED TO VSS</p> </div> <div style="width: 45%;"> <p>Part #: TOSHIBA 64L FRN1 256G REV CODE: E_000 EIN NUMBER: 25648 DATE CODE: 19-02-2019 TECHINSIGHTS WWW.TECHINSIGHTS.COM VERSION A</p> </div> </div>

Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>





Claim 1	Accused Products
	 <p data-bbox="633 726 1848 796">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14 Charge Pump Block 4</p>


Claim 1	Accused Products
	 <p>The diagram illustrates three Charge Pump blocks, labeled 12, 13, and 14, each with three output pins (V1, V2, V3) and a common ground connection (VN). Each block is controlled by a VHB1 signal and a set of clock and enable signals: VHA_CK1/VHA_CK1, VHA_CK2/VHA_CK2, VHA_CK3/VHA_CK3, and VHACP_EN1/VHACP_EN1, VHACP_EN2/VHACP_EN2, VHACP_EN3/VHACP_EN3. The output voltages are labeled VOUT1, VOUT2, and VOUT3. A callout box points to the middle block (CHARGE PUMP 13) with the text: "and generate a selected one of a plurality of pump voltages".</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5</p>

Claim 1	Accused Products
	<p data-bbox="1522 283 1871 332">and generate a selected one of a plurality of pump voltages</p>  <p data-bbox="665 1085 844 1117">Figure 7.3.14.8.14 Charge Pump 13</p> <p data-bbox="1700 1085 1805 1134">Part # 05138A-06, FB012042 REV.00000000000000000000000000000000 TECHNICAL WWW.TECHINSIGHTS.COM</p> <p data-bbox="633 1207 1826 1289">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13</p>

Claim 1	Accused Products
<p>VHA_CK2 VHA_CK2*</p> <p>VHACHP_EN1</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.12.6 Non-Overlapping Clock Generator 6</p>	<p>VHA_PH2A VHA_PH2A* VHA_PH2B VHA_PH2B*</p> <p>VHA_PH1A VHA_PH1B VHA_PH1A VHA_PH1B</p> <p>and generate a selected one of a plurality of pump voltages</p>


Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13</p>




Claim 1	Accused Products
	 <p data-bbox="644 1109 1848 1183">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p>


Claim 1	Accused Products
	<p>an output of the pumping circuit</p> <p>each load associated with a specific pump voltage</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.5.17.3 PNWELL Voltage Selector</p>

Claim 1	Accused Products
	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 4.2.1 Wordline Voltage Switch Block 1</p>
<p>[1c] c) a load selector means for selectively coupling a load associated with a specific pump voltage to the output of said pumping circuit.</p>	<p>Each Accused Product includes a load selector means for selectively coupling a load associated with a specific pump voltage to the output of said pumping circuit.</p> <p>For example, the highlighted transistors below and their respective gate control signals form a load selector means. The output signal VHA_LDET4 from Level Detector 6 forms part of the load selector means. For example, the gate control signals are generated in part by a charge pump control signal (VHA_CTL1). This 3 bit value selectively couples a load associated with a specific pump voltage.</p> <p><i>See, e.g.:</i></p>

Claim 1	Accused Products
	 <p data-bbox="1478 718 1731 783">a load selector means (part of)</p> <p data-bbox="633 1028 844 1060">Figure 7.3.14.5 LEVEL DETECTOR</p> <p data-bbox="1605 1011 1774 1060">Page 100 TOSHIBA 64L FRNT 256Z Part #: T05138 REV: B DATE: 06/2018 TECHINSIGHTS WWW.TECHINSIGHTS.COM Version A</p> <p data-bbox="633 1028 844 1060">UNLESS OTHERWISE SPECIFIED THE SUBSTRATE BIAS OF ALL MOS TRANSISTORS ARE CONNECTED TO VGS UNLESS OTHERWISE SPECIFIED THE SUBSTRATE BIAS OF ALL MOS TRANSISTORS ARE CONNECTED TO VSS</p>

Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6

Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p>

Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p>

Claim 2

Claim 2	Accused Products
2. The charge pump circuit of claim 1, wherein the load selector means includes a	To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein the load selector means includes a target output pump selector for shutting down

Claim 2	Accused Products
<p>target output pump selector for shutting down the variable charge pump circuit when the target output pump voltage (Vcfra) is greater than or equal to a reference voltage (Vref).</p>	<p>the variable charge pump circuit when the target output pump voltage (Vcfra) is greater than or equal to a reference voltage (Vref).</p> <p>For example, VHA2 is provided to a level detector which suspends pump clocks when a desired level is reached. VHA2 is scaled by a fixed ratio voltage divider (Voltage Divider 2). It is then compared (using Amplifier 12) to an adjustable reference voltage (generated by Reference Voltage Regulator). A 4-bit digital code CF(75:72) adjusts the output reference voltage by shorting out resistors in a resistor divider, thereby providing programmable pump output voltage levels on VHA1 and VHA2. A comparator (Amplifier 12) compares the scaled VHA2 to the programmable reference voltage. If the scaled VHA2 exceeds the programmable reference voltage, output VHA_LDET3 transitions from 1 to 0 to stop further pumping.</p> <p><i>See evidence and explanation for claim element [1a], <i>supra</i>.</i></p>


Claim 3

Claim 3	Accused Products
<p>3. The charge pump circuit of claim 2, wherein the load selector means further includes a maximum ripple on the target output selector means for adding a load, whenever a maximum ripple on the target output voltage (Vcfrb) greater than the reference voltage (Vref) then the maximum ripple on the target output selector means adds additional loads until the Vcfrb voltage is less than or equal to the reference voltage (Vref).</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 2, wherein the load selector means further includes a maximum ripple on the target output selector means for adding a load, and whenever a maximum ripple on the target output voltage (Vcfrb) greater than the reference voltage (Vref) then the maximum ripple on the target output selector means adds additional loads until the Vcfrb voltage is less than or equal to the reference voltage (Vref).</p> <p><i>See evidence and explanation for claim element [1a] and claim 2, <i>supra</i>.</i></p>

Claim 3	Accused Products
less than or equal to the reference voltage (Vref).	


Claim 6

Claim 6	Accused Products
6. The charge pump circuit of claim 1, wherein the load selector means is a plurality of switches, one switch for each of said loads, each switch having a first terminal, a second terminal, and an enable terminal, the switch being coupled in series with each load, the first terminal of the switch being coupled to the output pump and the second terminal of the switch is coupled to each load.	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein the load selector means is a plurality of switches, one switch for each of said loads, each switch having a first terminal, a second terminal, and an enable terminal, the switch being coupled in series with each load, the first terminal of the switch being coupled to the output pump and the second terminal of the switch is coupled to each load.</p> <p><i>See, e.g.:</i></p>

Claim 6	Accused Products
	 <p data-bbox="686 1109 1848 1183">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p> <p data-bbox="644 1199 1087 1232"><i>See also claim element [1c] supra.</i></p>


Claim 7

Claim 7	Accused Products
<p>7. The charge pump circuit of claim 1, wherein each load selector means comprises an NMOS transistor having a gate, a drain and a source, the gate of the NMOS load transistor being coupled to an enable signal, the source of the load NMOS load transistor being coupled to an electrical ground, and the drain being coupled to a load.</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein each load selector means comprises an NMOS transistor having a gate, a drain and a source, the gate of the NMOS load transistor being coupled to an enable signal, the source of the load NMOS load transistor being coupled to an electrical ground, and the drain being coupled to a load.</p> <p><i>See, e.g.:</i></p>

Claim 7	Accused Products
	 <p data-bbox="644 1109 1848 1183">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p> <p data-bbox="644 1199 1087 1232"><i>See also claim element [1c] supra.</i></p>

Claim 8


Claim 8	Accused Products
<p>8. The charge pump circuit of claim 7, wherein each load is a capacitor or a current sinker having a first terminal and a second terminal, the first terminal being coupled to the pump voltage and the second terminal being coupled to the drain of the NMOS transistor.</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 7, wherein each load is a capacitor or a current sinker having a first terminal and a second terminal, the first terminal being coupled to the pump voltage and the second terminal being coupled to the drain of the NMOS transistor.</p> <p><i>See, e.g.:</i></p>

Claim 8	Accused Products
	 <p data-bbox="686 1109 1848 1183">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p> <p data-bbox="633 1199 1077 1232"><i>See also claim element [1c] supra.</i></p>


Claim 11

Claim 11	Accused Products
[11pre] 11. The charge pump circuit of claim 2 wherein the target output pump selector comprises:	<p>Each Accused Product includes the charge pump circuit of claim 2.</p> <p><i>See supra</i> claim 2.</p>
[11a] a) a first comparator having two input terminals, an output terminal and a first enable terminal, one of the two input terminals being connected to the reference voltage (Vref);	<p>Each Accused Product includes a first comparator having two input terminals, an output terminal and a first enable terminal, one of the two input terminals being connected to the reference voltage (Vref).</p> <p><i>See, e.g.:</i></p>

Claim 11	Accused Products
<p>[11b] b) a first resistor network having two terminals, the first terminal being coupled to the output pump, the second terminal being coupled to one of the input terminals of the first comparator;</p> <p><i>See, e.g.:</i></p>	<p>Each Accused Product includes a first resistor network having two terminals, the first terminal being coupled to the output pump, the second terminal being coupled to one of the input terminals of the first comparator.</p>

Claim 11	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2; Figure 7.3.14.5 Level Detector 6</p>

Claim 11	Accused Products
<p>[11c] c) a second resistor network having two terminals, the first terminal being coupled to the second terminal of the first resistor network, and the second terminal of the second resistor network being</p>	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>

Claim 11	Accused Products
<p>coupled to an electrical ground; and</p>	 <p>second resistor network coupled to first resistor network and an electrical ground</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2</p>
<p>[11d] d) a reference voltage source (Vref) coupled to one of the input terminals of the first comparator.</p> <p><i>See, e.g.:</i></p>	<p>Each Accused Product includes a reference voltage source (Vref) coupled to one of the input terminals of the first comparator.</p>

